DESIGN & ANALYSIS OF 4:2 COMPRESSORS FOR ACCURATECONFIGURABLE MULTIPLIERS

*1B. SANTHOSH, *Associate Professor &HOD,*
*2Dr. T.SRINIVAS, *Professor &Principal,*
Department of ECE,
MOTHER THERESSA COLLEGE OF ENGINEERING & TECHNOLOGY, PEDDAPALLI.

ABSTRACT: The four 4:2 compressors discussed in this study are capable of operating in near and precise modes. These multi-function compressors have an estimating mode that allows them to decrease accuracy while enhancing speed and energy efficiency. Each of these compressors has its own unique power and time requirements for switching between real and estimated modes. All of these engines perform to varying degrees of accuracy when operating in approximation mode. Modifying the compressor's power, speed, and precision is made possible by a computer using preset multipliers. The planning procedure requires the usage of parallel multipliers. The results show that the actual 4:2 compressor consumes significantly more power than the optimal estimate. The 8x8 Dadda Multiplier was followed by the 16x16 and 32x32 Dadda Multipliers. Four distinct compressor types with four distinct approximation factors are available when the quality ratio is 4:2. Examining the dimensions and reaction times of the various components is crucial.

Keywords: 4:2 compressor, accuracy, approximate computing, configurable, delay, power.

1. INTRODUCTION

Hardware approximations outperform their software counterparts in a number of important respects, including reduced dynamic and leaky power consumption, improved response time, ease of scalability, and smaller transistor count. Due to the lack of information on approximate multipliers and the scarcity of approximate methods for producing partial products, we propose the partial product perforation technique. You can decrease the area, intensity, and depth of the accumulation tree and the total number of partial products that need to be accumulated by stopping the manufacturing of particular partial products. Reduce the unit's precision (quality) to potentially lessen energy consumption and/or delays. Digital computers can process numbers with a high degree of precision and a high degree of approximation. A central processing unit (CPU) is one such component; it contains programs that may perform a wide variety of operations. Integrating an estimate and a correction unit is one approach to achieving this quality level. In contrast, the adjustment unit lengthens the delay and increases the circuit's power consumption and waste during operation. Furthermore, remember that rectifying mistakes might impact working efficiency since it can take a lot of clock cycles.

The most common methods for creating approximate arithmetic circuits include logic simplification, truncation, and voltage over scaling (VOS). Area and energy consumption both increase significantly, even with a small margin of

error, according to testing using multiple address approximation. Various methods of achieving velocity and power demonstrate varying degrees of creative abstraction. When a perfect response isn't available but a set of nearly identical answers is agreed upon by the majority, appropriate computing procedures are employed. Data analysis, machine learning, multimedia system processing, and error correction are just a few of the many applications of this branch of mathematics. One way to simplify electronics is with application-specific integrated circuits, or ASICs. The majority of the prior work has concentrated on approximation multipliers. Though they use less power and have lesser accuracy, they have better throughput. Many predicted approximation multipliers rely heavily on the computer's capacity to consistently maintain high levels of accuracy. Numerous right solutions can be derived from enhancing a program's correctness in execution.

Services will be accessible so long as the device is operational. In this instance, the device may consume less power and/or have less latency if the need for precision is reduced. For the most part, computers with central processing units (CPUs) can conduct both precise and approximate computations. One approach would be to combine an estimate module with a corrective module. However, the device designed to circumvent these issues will necessitate additional effort, circuit space, and time. Repairing the issue might necessitate a large number of clock cycles, extending the duration of the process. This article presents a novel construction consisting of four approximately 4:2 compressors that are capable of seamlessly transitioning between the exact and approximate modes.

2. RELATED WORK

Accuracy-adjustable estimate multipliers haven't been studied as much as guess multipliers. In this section, we shall examine the articles published in various publications. In this study, we examine the static segment method (SSM). At $m > 1/2$ of n, the most significant bit of each input operand is used to begin the multiplication process. For this reason, compared to NN multipliers, AMM multipliers significantly reduce power consumption. The dynamic range unbiased multiplier (DRUM) produces its output by assigning a value of one to the least significant bit of the compressed data. Then, the input operands are sorted beginning with an m-bit segment. With the resizing and alignment to the left, the reduced numbers are now size-m. Internal designs with lower m values are more precise than those with larger m values, but the circuits become more complex. Damage to the array multiplier occurred as a result of a biological event. This design significantly reduces the amount of space and time needed to compute partial products by eliminating numerous vertical and horizontal carry-save adder cells. To make the Dadda multiplier, two 4:1 compressors are utilized.

The proposed blowers are quite accurate. The design of the multiplier was improved by removing one of its 22 components from its Karnaugh map. There is a better chance of expansion after this structural component is added. If you want better mistake detection and correction, this study says you should use an EDC circuit. Its original purpose was to illustrate the

dangers of a poorly designed two-part multiplier, which is used for both adding and multiplying. To multiply the integers in this fashion, standard methods were utilized. The component responsible for non-multiplicative operations made use of an error-tolerant approximation framework. Every single one of the choices presented in the provided source has at least one major flaw. Judgment on Wallace trees should be made at 44. The 44 Wallace tree's partial output step was delayed and the multiplier's power consumption was reduced by utilizing a 4:1 counter.

Students can improve their multiplication skills with the help of a smart multiplier, which is shown and used in this study. Since it is composed of array parts, the projected multiplier is relatively sluggish. Another component that needs to be present is an EDC unit, which should be located at the intersection of the split and the 4-4 Wallace tree. To attain the desired outcome, the correct actions were taken. Using the procedure outlined in reference sped up the partial product reduction stage. This technique makes use of a carry propagation latency-optimized estimate adder. A circuit that prevents mistakes can be constructed using OR gates, as demonstrated in this paper. In order to make an educated judgment about the outcome, the Adjusting-Based Approximation Multiplier (ROBA) switches the input operands to the two nearest exponents. This strategy is more efficient for math jobs. The multiplier's error recovery unit reduces system efficiency by consuming more power than necessary. Although multipliers have the potential to improve accuracy, they nonetheless suffer from significant issues

related to power consumption and latency. This novel technology allows compressors to swiftly transition between close and accurate settings.

EXACT 4:2 COMPRESSORS

Parallel multipliers' partial product summing latency is usually reduced with 4:2 or 5:1 ratio compressors. Many compressor designs aim to improve size, energy consumption, and delay. The majority of these studies evaluate 4:2 compressors. First, the 4:2 compressor is explained. Use "total," "carry," and "cout" when writing numbers.

$$sum = x1 \oplus x2 \oplus x3 \oplus x4 \oplus Cin \quad (1)$$
$$carry = (x1 \oplus x2 \oplus x3 \oplus x4)Cin + \overline{(x1 \oplus x2 \oplus x3 \oplus x4)}x4 \quad (2)$$
$$Cout = (x1 \oplus x2)x3 + \overline{(x1 \oplus x2)}x1. \quad (3)$$

Figure 1 shows this compressor setup. The system has four inputs, x1–x4, one carry input, Cin, and four more inputs, x2–x4. A 4:2 compressor is connected to two adders on a line.

Their usual style is academic writing. Both input and output are weighted equally. One item separates the carry and Count weights.


Figure-1: an A 4:2 compressor's block structure is shown. A common 4:2 compressor is depicted in this figure.

PROPOSED 4:2 COMPRESSORS

Four blowers of varying quality can be switched out. These techniques can switch between approximation and precision at any time. Many interchangeable multipliers can be produced using compressors. You can compress data with additional or approximation structures. Only the approximate component can activate estimate mode. In precise mode, estimations and extra components are used.

The estimate section hachures show differences between this and the following sections. The proposed DQ4:2Cs can be completed with different precisions. Figure 2 depicts the compressor system in blocks.


Figure-2: The proposed 4:2 compressor is roughly illustrated in the diagram supplied. Additional elements and estimates are in the figure. About half the data is used for approximation. The government manages the rest. Exact setup uses only extra and specialized estimating components. Over half of the building's components function in general and precision modes to maximize space and resources. Disabling unused system components is key to facility gating. The precise mode uses tri-state buffers to split the first half's outputs from the approximate half using Figure 2 data. This method makes switching between approximate and accurate modes

easy. This allows for seamless construction of simultaneous multipliers with different accuracy. Reviewing our four analysis-specific questions (DQ4:2Cs).

Structure 1 (DQ4:2C1):

In the first DQ4:2C structure, Carry is x4 multiplied by x4. Figure 3 shows this. X4 and add have a strong link. A) The DQ4:2C2 pattern is full; b) it is less present. The sum of these integers is x1, so tell me. This architecture doesn't care about output Count during approximation. Despite its high incorrect rate of 62.5%, this structure's component is easy to predict. This structure stands out with its 4:2 fan ratio. To illustrate the best building layout, check Figure 3(b). This method delays like 4:2 compressors.

(a) Figure-3: (Component estimation; (b) the essential framework of DQ4:2C1.

Structure 2 (DQ4:2C2):

Multiplication reduction deleted count to

simplify the original structure's internal structure. Second structure connects x3 as input and Count as output in half the time of first structure. This greatly affects their DQ4:2C1 accuracy. Just to demonstrate. The user writes too long for academic purposes. The exterior and interior shapes of DQ4:2C2 are shown in Figure 5. The relevant structure has 62.5% inaccuracy compared to DQ4:2C1.

Structure3 (DQ4:2C3):

In terms of power usage and latency, the above methods outperform the functional mode compressor. However, sometimes more accuracy is needed. A new structure increases the approximation working mode's accuracy but complicates its use. With this strategy, ads can be more personalized. Due to structure estimation portions like DQ4:2C1, Count output is difficult to incorporate. Current error rates for this method are less than 0.001%. Figure 5 shows the entire DQ4:2C3 structure. A broken-line grid inside a red square shows the survivors. Blue square represents the NAND gate's unused area when the circuit is running. Detaching the gate from the voltage source via power gating makes it less vulnerable.


Figure-5: The general structure of DQ4:2C3 is defined by a number of essential components.

Structure4 (DQ4:2C4):

This structure has a 31.25% reduced error rate and more accurate findings than DQ4:2C3. This upgrade has increased wait times and energy utilization. Figure 6 shows DQ4:2C4's half-level layout. The section's closed gates are approximated by the blue line in exact mode. Red dashed lines represent extra land.


Figure-6: The general structure of DQ4:2C4 is defined by a number of essential components.

3. PROPOSED APPROXIMATE MULTIPLIERS

Joining two 4:2 compressors creates an 8-bit Dadda multiplier. The eight-bit dadda multiplier reduction circuitry arrangement is shown below.


Figure-7: Techniques for decreasing the resolution of the Dadda Multiplier to 8 bits.

Mixing the specified compressors can improve design goals and accuracy. The least significant bit (LSB) in multiplication is DQ4:2C1 and the most significant bit is DQ4:2C4. This multiplication yields DQ4:2C mixed. Comparing several parameters, the customizable multiplier and Dadda multiplier estimation approach are chosen. Both options were suggested for four-to-one compressors. This study also considers several compressor estimation methods for multiplying numbers. Three 32-bit multipliers are U-ROBA, SSM8, and DRUM6. An 8-bit Dadda multiplier has a 4:2 compressor.

4. SIMULATION RESULTS AND COMPARISON ANALYSIS

Dadda design is used to analyze dual-quality 4:2 compressors in this study. After comparing their designs to the accurate Dadda multiplier, we tested them with the four blowers. Modeling several design elements with XILINX ISE 14.7. The proposed layout was also compared to system requirements. We will compare the suggested compressors to the estimate multiplier, comparable to the Dadda multiplier, to see which performs better. Finally, estimate component accuracy and building approaches are compared.

An experiment showed that compressors could approximate and accurately multiply 8x8 Dadda. Figures 8 and 9 show the findings. We used a Dadda 8x8 multiplication algorithm computer model to achieve the proper answer.

It did 8x8 Dadda multiplication, as shown below.

The 8x8 Dada multiplier simulation results are shown in Figure 8.

Figure 9 shows the 8x8 Dada multiplier simulation results.

You may see the 8x8 Dadda multiplier becoming 16x16 and 32x32. Figure 10 shows 16x16 multiplier modeling results, whereas Figure 11 shows 18-bit multiplier results.

Figure 10 shows computer studies of the 16x16 Dada multiplier.

Figure 11 displays the 32-by-32 Dadda

multiplier's computational analysis. Table 1 shows data compression rates and processing times for the four most common approximation compressors. Table 2 lists multiplier strengths. Table 3's dynamic power analysis shows four dual-quality 4:2 compressors close together.

Table-1: arranging four potential multipliers in a row.

Multiplier	Compressor used in MSB	Compressor used in LSB	No. of Slice LUTs Used	No. of Slice LUTs Available	Delay (nSec)
Apprx_Multiplier_1	DQ4:2C1 (Exact)	DQ4:2C1 (Approx.)	76	2400	13.14
Apprx_Multiplier_2	DQ4:2C3 (Exact)	DQ4:2C3 (Approx.)	92	2400	13.75
Apprx_Multiplier_3	DQ4:2C4 (Exact)	DQ4:2C4 (Approx.)	104	2400	15.967
Apprx_Multiplier_4	DQ4:2C4 (Approx.)	DQ4:2C1 (Approx.)	70	2400	13.326

Table 2 of the comparison research examines Dadda factors for eight, sixteen, and thirty-two bits.

Multiplier	No. of Slice LUT's Used	No. of Slice LUT's Available	Delay (µSec)
Multiplier_8X8	108	2400	18.831
Multiplier_16X16	484	2400	22.725
Multiplier_32X32	2063	2400	26.735

Table 3: The study examines four DQ4:2 compressor power output.

Dual Quality Compressor	Mode of Operation	Power (µW)
DQ4:2C1	Exact	1840
	Approximate	75.15
DQ4:2C2	Exact	1840
	Approximate	148
DQ4:2C3	Exact	816
	Approximate	229
DQ4:2C4	Exact	817
	Approximate	283

5. CONCLUSION

This problem is best solved with four DQ4:2Cs that can switch between exact and approximation modes. Compressors go quicker and use less energy. The compressors' approximation and accurate modes had differing delay characteristics.

In contrast, estimate mode has distinct latency and accuracy attributes. An 8-bit Dadda multiplier is used to evaluate the proposed compressors. We found that the proposed compressors execute 8-bit multiplication more efficiently and with less power than earlier approximation mode approaches.

REFERENCES

1. P. Kulkarni, P. Gupta, and M. Ercegovac, Trading accuracy.

2. D. Baran, M. Aktan, and V. G. Oklobdzija, Multiplier structures for low power applications in deep-CMOS, in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2011, pp. 1061–1064.

3. S. Ghosh, D. Mohapatra, G. Karakonstantis, and K. Roy, Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 9, pp. 1301–1309, Sep. 2010.

4. O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, RAP-CLA: A reconfigurable approximate carry look-ahead adder, IEEE Trans. Circuits Syst. II, Express Briefs, doi: 10.1109/TCSII.2016.2633307.

5. A. Sampson et al., EnerJ: Approximate data types for safe and general low-power computation, in Proc. 32nd ACM SIGPLAN Conf. Program. Lang. Design Implement. (PLDI), 2011, pp. 164–174.

6. A. Raha, H. Jayakumar, and V. Raghunathan, Input-based dynamic reconfiguration of approximate arithmetic units for video encoding, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 3, pp. 846–857, May 2015.

7. J. Joven et al., QoS-driven reconfigurable parallel computing for NoC-based clustered MPSoCs, IEEE Trans. Ind. Informat., vol. 9, no. 3, pp. 1613–1624, Aug. 2013.

8. R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, On reconfiguration oriented approximate adder design and its application, in Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD), Nov. 2013, pp. 48–54.

9. M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, A low latency generic accuracy configurable adder, in Proc. 52nd ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2015, pp. 1–6.

10. S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, Energy-efficient approximate multiplication for digital signal processing and classification applications, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1180–1184, Jun. 2015.